High Level Architecture — CORE-V MCU documentation

Arm Cortex-M0+, Kinetis KEA 32-bit Automotive MCUs

Renesas Pioneers RISC-V Technology With RZ/Five General-Purpose MPUs Based on 64-Bit RISC-V CPU Core

Campus LAN and Wireless LAN Solution Design Guide - Cisco

Renesas Goes In-House, Unveils Its First Home-Brand RISC-V MCU Core — with Silicon Due Early 2024

Campus LAN and Wireless LAN Solution Design Guide - Cisco

New Renesas MCUs with High-Resolution Analog and Over-the-Air Update Support Help Customer Systems Conserve Energy

Gigabit Ethernet 101: Basics to Implementation, Blogs

Micro-DMA Subsystem — CORE-V MCU documentation

RH850/U2A - Zone/Domain Microcontroller Series

High-Level Design And High-Level Verification